Support

CS Team  +82-70-7547-7128  cs@jndtech.com

CVD_Andes ver1.0 14/May/2012

Date
2020-10-15 22:36
Views
168
New CVD_Andes version 1.0 has been released.
 

 
< The Key Facts of CVD_Andes v1.0>
- Core support : N9, N10, N12
- Support 16/32 bit instruction
- Support debugging fo source code level
- Support 32 general purpose registers
- Support 2(64bit) User special registers - 4 32bit register
- Support 4 status registers
- Support CSR, INT, MMU, EMD, PMR, DMA, RACR, IDR
- Flexible Register Item with Register Configuration
- Support Single, Double, Control Register If Core Available
- Support MMU Dump and MMU List
- Support Main TLB Dump 
- Support Instruction / Data Cache Dump
 

For more information, please refer to ReleaseNote.pdf and CVD_v1.0_manual_Andes files in CVD install directory.
Thank you.
 
 

Copyright ⓒ J&DTECH All rights reserved.